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Nanoelectronic devices that mimic the functionality of synapses are a crucial requirement for
performing cortical simulations of the brain. In this work we propose a ferromagnet-heavy metal
heterostructure that employs spin-orbit torque to implement Spike-Timing Dependent Plasticity.
The proposed device offers the advantage of decoupled spike transmission and programming current
paths, thereby leading to reliable operation during online learning. Possible arrangement of such
devices in a crosspoint architecture can pave the way for ultra-dense neural networks. Simulation
studies indicate that the device has the potential of achieving pico-Joule level energy consumption
(maximum 2pJ per synaptic event) which is comparable to the energy consumption for synaptic
events in biological synapses.
Large scale cortical brain simulations on present day
supercomputers, based on Von-Neumann model of com-
putation, have proved highly inefficient with respect to
the ultra-high density and energy efficient processing ca-
pability of the human brain. For instance, the IBM Blue
Gene supercomputer consumed 1.4MW of power to sim-
ulate 5 seconds of brain activity of a cat [1]. On the
contrary, the human brain consumes power of the order
of a few Watts. In order to harness the remarkable ef-
ficacy of the human brain in cognition and perception
related tasks, the field of neuromorphic computing at-
tempts to develop non Von-Neumann computing models
inspired by the functionality of the basic building blocks,
i.e. neurons and synapses in the biological brain.
The computational fabric of the brain consists of a
highly interconnected structure where neurons are con-
nected by junctions termed as synapses. Each synapse
is characterized by a conductance and helps to trans-
mit weighted signals in the form of spikes from the pre-
neuron to the post-neuron. It is now widely accepted that
synapses are the main computational element involved in
learning and cognition. The theory of Hebbian Learning
[2] postulates that the strength of synapses are modu-
lated in accordance to the temporal relationship of the
spiking patterns of the pre-neurons and post-neurons. In
particular, Spike-Timing Dependent Plasticity (STDP)
has emerged as one of the most popular approaches of
Hebbian Learning [3]. According to STDP, if the pre-
neuron spikes before the post-neuron, the conductance of
the synapse potentiates (increases) and vice versa. The
relative change in synaptic strength decreases exponen-
tially with the timing difference between the pre-neuron
and post-neuron spikes.The timing window during which
such plastic synaptic learning occurs has been observed
to be of the order ∼ 100ms.
The number of synapses also outnumber the number
of neurons in the mammalian cortex by a large extent.
The human brain consists of approximately 1011 neu-
rons and 1015 synapses, thereby requiring 104 synapses
for every neuron. Although there have been several at-
tempts to emulate synaptic functionality by CMOS tran-
sistors [4, 5], the area overhead and power consumption
involved is quite large due to the significant mismatch
between the CMOS transistors and the underlying neuro-
science mechanisms. As a result, nanoscale devices that
emulate the functionality of such programmable, plastic,
Hebbian synapses have become a crucial requirement for
such neuromorphic computing platforms. To that end,
researchers have proposed several programmable devices
based on phase change materials [6, 7], Ag − Si mem-
ristors [8], chalcogenide memristors [9] that mimic the
synaptic functionality. Neuromorphic computing archi-
tectures employing such memristive devices have been
also demonstrated [10–12]. However, nanoscale devices
attaining the ultra-high density (1011 synapses per cm−2)
and low energy consumption ( ∼ 1pJ per synaptic event)
of biological synapses have still remained elusive. In or-
der to address some of the challenges involved in the
search for an ideal ‘electronic’ synapse, we propose a de-
vice structure based on a ferromagnet with oppositely
polarized magnetic domains separated by a transition re-
gion termed domain wall [13, 14]. We will refer to such a
ferromagnetic material as a domain-wall magnet (DWM)
for the rest of this text.
Recently spin-orbit torque generated by a HM has
emerged as one of the promising mechanisms to manipu-
late the magnetization of a ferromagnet lying on top due
to high spin injection efficiency [15, 16]. In particular,
[17] demonstrates deterministic control of domain wall
motion in a ferromagnet by orthogonal current flow in an
underlying heavy metal (HM) layer in presence of an ex-
ternal magnetic field. In this work, we exploit this func-
tionality to propose a device structure with decoupled
spike transmission and learning current paths which is a
crucial requirement for such neuromorphic computing ar-
chitectures since the STDP learning event can take place
at any time during the operation of the network. Spin-
orbit torque generated by the underlying heavy metal
(HM) in the magnetic heterostructure serves as the basic
physical phenomena responsible for generating STDP.
The proposed four terminal synaptic device structure
is shown in Fig. 1(a). It consists of a magnetic het-
erostructure where a magnetic material with Perpendic-
ular Magnetic Anisotropy (PMA) is in contact with a
non-magnetic HM with high spin-orbit coupling. The
magnetic material is a DWM where the domain wall is
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2longitudinal, running parallel to the length of the DWM.
The DWM is also part of a Magnetic Tunneling Junc-
tion (MTJ) structure where a tunneling oxide barrier
(MgO) separates the DWM from the Pinned Layer (PL).
Fig. 1(b) depicts the side-view of the device structure.
The spike current from the pre-neuron passes between
terminals A and B through the MTJ structure. The
learning current required to program the synapses flows
through the HM between terminals C and D to imple-
ment STDP learning. An in-plane magnetic field H is
also applied during the learning stage. The spike trans-
mission and learning operations are described next.
FIG. 1: (a) Proposed synaptic device structure, (b) Side-view of the
device with spike transmission and learning current paths
The resistance model of the device is shown in
Fig. 2(a). Considering the total width of the MTJ to
be WMTJ and the width of the ferromagnetic domain
whose magnetization is parallel to the PL to be w, the
equivalent conductance of the device can be expressed as,
Gdev = GAP,max(1− w
WMTJ
) +GP,max(
w
WMTJ
) +GDW
(1)
Here, GAP,max (GP,max) represents the conductance of
the device when the entire DWM magnetization is ori-
ented anti-parallel (parallel) to the PL and GDW rep-
resents the conductance of the domain wall. Hence the
device conductance varies linearly with the domain wall
position as demonstrated in Fig. 2(b). Non-equilibrium
Green’s function (NEGF) based transport simulation
framework [18] was used to simulate the variation of
the device conductance with domain wall position. The
resistance of the DWM-HM heterostructure that lies in
the path of the spike current between terminals A and B
is negligible in comparison to the resistance of the tun-
neling oxide barrier. Hence, when a voltage spike from
the pre-neuron is applied between terminals A and B,
the device conductance will determine the strength of
the spike current transmitted which can be modulated
by programming the domain wall position.
FIG. 2: (a) Resistance model of the proposed synaptic device struc-
ture, (b) Variation of device conductance as a function of the domain
wall position
In order to implement STDP in the device, a current is
passed between terminals C and D. When a programming
current flows from terminal C to terminal D through the
HM in the -x direction, spin-orbit torque leads to the ac-
cumulation of +y directed spin-polarized electrons at the
HM-DWM interface. Negligible Dzyaloshinskii-Moriiya
Interaction (DMI) and shape anisotropy due to the for-
mation of the longitudinal domain wall leads to the for-
mation of a Bloch wall in the sample [17]. The external
in-plane magnetic field orients the magnetic moment of
the domain wall along its direction. Thus the direction
of the domain wall movement is determined by the cross-
product of the accumulated spins at the HM-DWM inter-
face and the direction of the applied magnetic field. For
a magnetic field applied along the +x direction, applica-
tion of current through the HM in the -x direction results
in domain wall motion in the -y direction so that +z mag-
netic domain in the ferromagnet starts to dominate. It
is worth noting here that conventional bulk spin-transfer
torque does not contribute to the domain wall movement
due to the formation of a longitudinal wall.
The magnetization dynamics of the ferromagnet can
be described by solving Landau-Lifshitz-Gilbert equation
with additional term to account for the spin momentum
torque generated by the accumulated spin current at the
HM-DWM interface [19],
dm̂
dt
= −γ(m̂×Heff )+α(m̂×dm̂
dt
)+β(m̂×m̂P×m̂) (2)
where m̂ is the unit vector of DWM magnetization at
each grid point, γ = 2µBµ0h¯ is the gyromagnetic ratio for
electron, α is Gilbert ’s damping ratio, Heff is the effec-
tive magnetic field, β = h¯PθJ2µ0etMs ( h¯ is Plancks constant,
P is polarization of the PL, J is input charge current den-
sity, θ is spin-orbit torque efficiency, µ0 is permeability
3of vacuum, e is electronic charge, t is FL thickness and
Ms is saturation magnetization) and m̂P is direction of
input spin current. Micromagnetic simulations were per-
formed in mumax3, a GPU-accelerated micromagnetic
simulation program [20]. The simulation parameters are
given in Table I and was used for the rest of this work,
unless otherwise stated.
TABLE I: Simulation Parameters
Parameters Value
Ferromagnet Dimensions 200 × 100 × 1nm3
Grid Size 2 × 2 × 1nm3
Heavy Metal Dimensions 200 × 1000 × 10nm3
Domain Wall Width 22nm
MTJ (PL) Dimensions 120 × 100 × 1nm3
Saturation Magnetization 800 KA/m
Spin Orbit Torque Efficiency 0.08
Gilbert Damping Factor 0.024
MgO Thickness 1.2nm
Exchange Correlation Constant 3 × 10−11J/m
Perpendicular Magnetic Anisotropy 6 × 105J/m−3
Magnetic Field 10 G
The simulation framework was calibrated with experi-
mental results demonstrated in [17] for Ta (HM) - CoFeB
(DWM) heterostructure. Fig. 3(a) depicts the position
of the domain wall in the sample with CoFeB dimensions
of 600 × 200 × 1nm3 as a function of time, due to the
application of a current density of J = 3.5× 106A/cm2.
The domain wall positions predicted by our simulation
framework are in good agreement with the experimental
results [17].
For a given duration of the programming current, the
domain wall displacement increases linearly with the
magnitude of the current density. Fig. 3(b) illustrates the
linear increase of the domain wall displacement with pro-
gramming current amplitude for different time durations.
Since the device conductance is also a linear function of
FIG. 3: (a) Position of the domain wall in Ta-CoFeB heterostructure
with CoFeB dimensions of 600 × 200 × 1nm3 as a function of time,
due to the application of a current density of J = 3.5 × 106A/cm2,
(b) Variation of domain wall displacement with programming current
through HM for different programming time durations
the domain wall position, the programming current fol-
lows a linear relationship with conductance change in the
device. Reversing the direction of programming current
or the direction of the magnetic field causes the domain
wall to move in opposite direction. This enables us to im-
plement STDP in the device as discussed in the following
section.
Fig. 4(a) shows the proposed synaptic device with ac-
cess transistors to decouple the spike transmission and
learning current paths. A possible arrangement of the
synapses in an array connecting the pre-neurons and
post-neurons is depicted in Fig. 4(b). When the pre-
neuron spikes, the spike is transmitted using the signal
VSPIKE through the MTJ structure. As long as the post-
neuron does not spike, the spike transmission current
path remains activated. Assuming that the resistance
offered by the access transistors in the spike transmis-
sion current path is small in comparison to the resis-
tance of the device, the spike voltage will be modulated
by the device conductance and the weighted spike current
will be transmitted to the post-neuron summing ampli-
fier. As soon as the pre-neuron spikes, it also applies an
appropriate programming voltage VPRE which extends
over the time window to be used for learning. When the
post-neuron spikes, the VPOST signal gets activated. The
VPOST signal is a short pulse of duration of a few ns that
essentially samples the appropriate amount of program-
ming current from the VPRE signal. The spike transmis-
sion path gets de-activated and the appropriate program-
ming current corresponding to the time delay between
the pre-neuron and post-neuron spikes passes through the
HM to move the domain wall to the appropriate location.
Assuming that the magnetic field required for learning is
generated by a local current carrying wire, the current
through the wire can be turned on only when the post-
neuron spikes. Hence spin-orbit torque is the underlying
physical phenomena involved in the learning process as
conventional bulk spin-transfer torque will not have any
effect on the longitudinal domain wall. It is worth not-
ing here that although some amount of spike current will
flow through the HM, the magnitude of the spike current
can be kept lower than the threshold current density re-
quired for domain wall movement to avoid any change in
synaptic conductance.
Fig. 5(a) depicts the STDP characteristics imple-
mented in our device which are in accordance to the
characteristics measured in rat hippocampal glutamater-
gic synapses by Bi and Poo [3]. To account for learn-
ing during the negative timing window, the post-neuron
programming signal VPOST can be applied with a delay
corresponding to the duration of the negative time win-
dow. For this work, the VPOST signal was taken to be
of duration 10ns. Once the VPOST signal is activated,
programming current flows through the device in case
the VPRE signal remains active. Simulation of the pro-
gramming circuit with access transistors was done using
a commercial 45nm transistor model. The pre-neuron
signal VPRE required to achieve the desired STDP char-
4FIG. 4: (a)Synaptic device with access transistors for separate spike
transmission and learning current paths, (b) Possible arrangement of
synapses in an array
acteristics is shown in Fig. 5(b). For a time duration
of 10ns, the amount of programming current required
to switch the DWM from the completely parallel to the
anti-parallel state or vice-versa was found to be ∼ 200µA.
Assuming that this current flows from a 1V supply, the
corresponding energy consumption is ∼ 2pJ(V × I × t).
The desired programming current was achieved by ap-
propriately sizing the access transistors for learning.
FIG. 5: (a) Relative conductance change of proposed device as a
function of spike timing, (c) VPRE programming signal as a function
of time
The major contributions of this work over state-of-the-
art approaches can be summarized as follows. We pro-
pose a device structure comprising of decoupled spike
transmission and programming current paths. While the
learning current flows mainly through the HM and is re-
sponsible for generating STDP, the spike current gets
modulated by the MTJ conductance, i.e. the strength
of the synapse.
The synaptic programming scheme is also simple and
intuitive and has a direct correspondence to the learning
scheme to be implemented. In most of the proposed pro-
grammable resistive synapses [6–9] significant amount of
programming voltage is applied across the device during
the entire time duration of the learning window for the
pre-neuron/ post-neuron leading to a large amount of re-
dundant power consumption. Additionally they are char-
acterized by relatively high programming threshold volt-
ages ∼ a few volts. Our proposed programming scheme
leads to current flow through the synapse only for a small
time duration (∼ a few ns) in case the post-neuron spikes
before/ after the pre-neuron during the learning time
window. Low programming currents are also required
to modulate the device conductance due to high spin in-
jection efficiency of spin-orbit torque.
Ultra-low energy consumption of the order of 2pJ
per synaptic event and the possibility of arranging such
DWM-HM heterostructures in a crossbar fashion demon-
strate the potential of this device as a possible candidate
for an ‘electronic’ synapse in brain-inspired computing
platforms.
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